Contents Menu Expand Light mode Dark mode Auto light/dark, in light mode Auto light/dark, in dark mode Skip to content
Minimal RISC-V SoC documentation
Minimal RISC-V SoC documentation

Contents

  • Motivation
  • Specification
  • RISC-V CPU
  • UART
  • FPGAs
  • Testing
  • Project log
  • Tools
Back to top
Copyright © 2024, Matias Wang Silva
Made with Sphinx and @pradyunsg's Furo